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An 8.25-MHz 7th-Order Bessel Filter Built with Single-Ampliﬁer
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Abstract. This paper is a practical guide to building higher-order ﬁlters with single-ampliﬁer biquadratic
MOSFET–C sections. Theory, design guidelines, and measurement electronics are discussed by example of a
7th-order current-mode ﬁlter built to the speciﬁcations of a 1× DVD read channel ﬁlter. The 7th-order ﬁlter was
fabricated with the double-poly 0.6-micron CMOS process by AMS. It is continuously tunable from 4.5MHz up
to 10MHz, covers a chip area of only 0.24mm2, and consumes 49mW from a 3.3-V supply. The SNR at −40dB
of harmonic distortion is between 48dB and 50dB over the whole tuning range. The comparatively low power
consumption and chip area could be achieved by using single-ampliﬁer biquadratic building blocks implemented as
MOSFET–C ﬁlters and generating the control voltage of the MOSFET resistors with an on-chip charge pump. The
technique is, with a small loss of SNR, also applicable on fabrication processes where only gate-oxide capacitors
are available.
Key Words: MOSFET-C ﬁlter, single-ampliﬁer biquad, current-mode ﬁlter, current conveyor, charge pump, inte-
grated ﬁlter, continuous-time ﬁlter
1. Introduction
Discrete-component single-ampliﬁer biquadratic ﬁl-
ters (SABs) have long been used in the industry: they
are cheaper and more power-efﬁcient than integrator-
connected ﬁlters because they require only one ampli-
ﬁer to generate a pair of complex poles. This advan-
tage has to be paid with a higher variance of the pole
Q, which is acceptable in most low-Q and medium-Q
ﬁlters [16,27].
In spite of their advantages in terms of power con-
sumption and cost, SABs have seldom been used on
integrated circuits. The reason is that their pole fre-
quency depends on the values of passive components
only,whichmeansthatinordertocontinuouslytunethe
pole frequency, adjustable passive components have to
beused.Thesimplestwaytoachievethisistobuildthe
SAB as a MOSFET–C ﬁlter by replacing the resistors
with transistors operating in the triode region.
This paper is a tutorial that demonstrates how
MOSFET–C SABs can successfully be used to build
higher-order video-frequency ﬁlters. The ﬁlter de-
scribed here was built to verify the theory developed in
[25], where a comprehensive discussion of most the-
oretical and practical aspects of MOSFET–C SABs
including detailed descriptions of the measurements
can be found.
In the following sections, we describe the ideal and
non-ideal transfer functions of a Sallen-and-Key low-
pass ﬁlter (Section 2), the structure of a second-order
MOSFET–C feedback network (Section 3), a suitable
video-frequency current ampliﬁer (Section 4), a self-
oscillating charge pump used to increase the dynamic
range by driving the MOSFET resistors with a gate
voltage above VDD (Section 5), a 7th-order Bessel ﬁl-
ter (DVD read channel ﬁlter) built with MOSFET–C
sections (Section 6), measurement circuits on and off
chip (Section 7), the main measurement results and a
comparison with other ﬁlters (Sections 8 and 9), and a
discussion of design trade-offs (Section 10).
2. Single-Ampliﬁer Biquadratic Filters (SABs)
Fig. 1 shows one way to build a low-pass SAB, a
so-called Sallen-and-Key ﬁlter. The component values
are given in terms of the geometric means R andC and
the component spread factors n and m. This simpliﬁes70 Schmid
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Fig. 1. A voltage-mode low-pass SAB.
the analysis and is also closer to the reality on the IC,
becausevariationsof R andC comefromprocessvari-
ations, whereas variations of m and n come from mis-
match.
Ideally, the ﬁlter in Fig. 1 has the following transfer
function:
T(s) =
αVω2
p
s2 +
ωp
qp s + ω2
p
, (1a)
ωp =
1
RC
,
1
qp
= mn +
m
n
+
1 − αV
mn
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where ωp is the pole frequency in rad/s and qp is the
pole Q. Only R and C appear in the formula for ωp,
so ωp varies because of process variations (and tem-
perature ...) and must be tuned, either by adjusting C,
or by adjusting R. Only m, n, and αV appear in the
expression forqp, therefore the variance ofqp depends
only on matching.1 The qp normally does not need to
Fig. 2. Ideal transfer functions (TF) of the four basic Sallen-and-Key ﬁlters. The dashed lines indicate the different pole frequencies that were
used to make all lines visible.
be adjusted if it is low or moderate (qp <5), but if
necessary it can be done by adjusting αV, the gain of
the ampliﬁer.
A real ampliﬁer will have a certain input capaci-
tance,anoutputresistance,andaphaselag.Allofthem
cause pole shifts, but the non-zero output resistance
also introduces a pair of complex zeros that causes the
transfer function to rise to a certain level for higher
frequency and thus limits the achievable stopband at-
tenuation [26,29]. This behaviour is shown using ide-
alised transfer functions in Fig. 2 for different sets of
input capacitances and output resistances, and for the
basic band-pass and high-pass ﬁlters as well as for the
low-pass ﬁlter from Fig. 1 (see [26] for more details).
It follows from the discussion in [26] that if the
stopband attenuation and a voltage ampliﬁer with a
certainCin and Rout aregiven,themaximumachievable
pole frequency becomes
ωpmax ≤
1
max(m,1/m)Cin · max(n,1/n) Rout · Astop
, (2)
which is largest for m = n = 1. Note that equality in
(2) occurs only if C4 consists of the ampliﬁer input ca-
pacitance without an additional external capacitance.
This may cause an unacceptably high qp variance, be-
cause the precision of qp then relies on the matching
of a poly-poly capacitor and a parasitic capacitance. ItAn 8.25-MHz 7th-order Bessel Filter 71
should, however, not be a problem for low-qp sections
such as the ones used in this paper. The output capac-
itance is of course non-linear, but simulations made in
[25]showthatthisnon-linearityscarcelyaffectsthelin-
earity of our video-frequency ﬁlter. However, it would
become a problem in low-distortion low-frequency
ﬁlters.
Note that in order to minimise the variance of qp,
the component spreads should generally be as large as
possible, and not m = n = 1, as was shown in [27].
Therefore there is a trade-off between the maximum
pole frequency that can be achieved with a given am-
pliﬁer and the variance of qp.
Itwasalsoshownin[27]thataSallen-and-Keylow-
pass ﬁlter with minimum qp variance always needs an
ampliﬁer with αV < 2. This is good because it means
that the low gain αV can be derived from components
of similar size that can be made to match well.
3. Second-Order MOSFET–C Filter
The SAB from Section 2 can now be converted into
a MOSFET–C ﬁlter by building it in a balanced form
and replacing the resistors by transistors operating in
the triode region, as shown in Fig. 3. The discussion
in the previous section is also valid for a current-mode
ﬁlter, with two changes. First, Cin and Rout become
Cout and Rin; and second, if a current ﬂowing into the
output of the current ampliﬁer is considered positive,
then αI =− αV.
Wehavechosentotransposetheﬁlterintoacurrent-
mode ﬁlter [17] because it then has a lower power
consumption, at the expense of more harmonic dis-
tortion. We will now brieﬂy explain why this is so.
The ampliﬁer will not require a gain above two, as
we mentioned in Section 2. There are two possibilities
to build an ampliﬁer with such low a gain: either a
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Fig. 3. Balanced-signal current-mode single-ampliﬁer biquad
containing a current ampliﬁer with a negative gain αI.
high-gain ampliﬁer (opamp) is used whose gain is then
set to the desired low value by feedback resistors, or a
low-gain ampliﬁer without feedback is used. The for-
mer can be built easily with an opamp, where “opamp”
can be a voltage opamp or any of the other eight types
of opamps, e.g., a current opamp or a current-feedback
opamp [24]. The most straightforward way to build an
ampliﬁer without gain-setting feedback is to use cur-
rent mirrors, which results in a current-mode ﬁlter.
The ampliﬁer gain is comparably precise in both
cases, since it depends on the matching of two poly-
silicon resistors for the voltage-mode ﬁlter and on the
matching of current-mirror transistors in the current-
mode ﬁlter. Since the feedback is necessary to set the
loop gain, the voltage-mode ampliﬁer can not be used
to build ﬁlters with a pole frequency that is higher
than the opamp unity-gain frequency divided by ﬁve
times the closed-loop gain [25]. Such a restriction is
not present in the current-mode ﬁlter, which will oper-
ate up to higher frequencies or, alternatively, will use
less power for the same pole frequency. On the other
hand,feedbackalsomakestheampliﬁermorelinear,so
using a current-mode ﬁlter saves power, but increases
the harmonic distortion.
The output of our current ampliﬁer consists of com-
positetransistors,asshowninFig.4.Thecascodetran-
sistors are biased with a voltage Vm ±  V, where Vm
is the mid-rail voltage. Note that in the process we
used, both nMOS and pMOS have the same threshold
voltage |VT0| = 0.85V. Increasing  V will of course
increase the maximum signal swing, but it will also
decrease the voltage margin available for driving the
current mirrors, and therefore it will increase the noise
produced by the current mirrors. It can be shown that
the  V that optimises the SNR for a given level of
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Fig. 4. Composite transistors (simple cascodes).72 Schmid
harmonic distortion (e.g., −40dB) is [30]
 V = 2
7Vdd − VT0, (3)
whichisonly0.09VforVT0 = 0.85VandVdd = 3.3V
and can be set to zero in the implementation with a
negligible loss of SNR.
Note that this discussion neglects the bulk effect
of the nMOS cascode transistor. The increase of the
nMOS threshold voltage,  VT, can be taken into ac-
count by shifting Vm by −1
2 VT and by replacing VT0
by VT0 + 1
2 VT. However, since VSB of the nMOS
cascode transistor is between 200mV and 300mV, the
necessaryshiftisverysmall,andnotdoingitintheim-
plementation again results in a negligible loss of SNR.
Theassumptionleadingto(3)isthatthemainsource
of distortion is the signal clipping that occurs when the
cascode transistors at the output of the current ampli-
ﬁer leave the saturation region. This is indeed a good
model of the reality if the gate control voltage of the
MOSFET resistors is lifted above VDD by a charge
pump, as it is proposed in this paper. In MOSFET–C
SABs without a charge pump, clipping introduced
by saturating MOSFET resistors must be taken into
account [25].
4. Video-Frequency Current Ampliﬁer
MOSFET resistors are not very linear, but since the
non-linearity is mainly of second order, the difference
of the two balanced ﬁlter output signals is theoreti-
cally linear (c.f. Fig. 15 (a) for a typical spectrum with
suppressed even-order harmonics). The current ampli-
ﬁer used in MOSFET–C SABs must therefore amplify
the difference of its input currents, and its two paths
should be identical. The ampliﬁer whose block dia-
gram is shown in Fig. 5 meets both criteria. Ideally, it
Fig. 5. Block diagram of a balanced current ampliﬁer.
Fig. 6. Half circuit of the balanced current ampliﬁer.
is described by
io1 = αI(ii1 − ii2) io2 =− αI(ii1 − ii2). (4)
According to the discussion in Section 2, the output
capacitance of the current ampliﬁer should be low, its
inputresistanceshouldbelow,anditcanalsobeshown
thatitsphaselagshouldnotexceed10...20◦atthepole
frequency of the biquad to be built [25].
The half circuit of our current ampliﬁer is shown
in Fig. 6. It was developed from a circuit that is
conventionally called class-A second-generation cur-
rent conveyor [14, Chap. 11.5]. It consists of one volt-
age buffer and several current mirrors. M[1–6]3 and
M11 are constant-current sources; M[2–6]1 form cur-
rent mirrors. M22 is the input transistor. It provides, at
its source, a current input with input resistance Rin ≈
1/gm22.M12isavoltagelevelshifterthatsetstheoper-
atingpointvoltageofnode X toVA (VA = Vm inourim-
plementation). Any current ﬂowing into X is mirrored
from M21 to M31 and from M41 to M51 and ﬂows out
of Z; it is also mirrored from M21 to M61 of the other
half-circuit, where it ﬂows into Z. Thus the two input
currentsii1 andii2 aresubtracted,andifallcurrentmir-
rors have unity gain, the resulting gain is αI =− 2. A
different gain can easily be achieved by changing the
width of all output transistors M[5–6][1,3].
Note that all transistors drawn with boxes as gates
are composite transistors as explained in the previ-
ous section. All cascode transistors are biased by
Vm, with one exception. The gate potential of the
diode-connected transistor M12 is below Vm − VT0,
so the cascode transistor of M11 must be biased differ-
ently,namelybythevoltage Vbc generatedbytransistor
M81 of the bias circuit shown in Fig. 7. The main tran-
sistor of M11 does not necessarily need to be enlarged,
since it only has to conduct the bias current, while all
othernMOScompositetransistorsintheampliﬁerhave
tobeabletoconductthebiascurrentplusthemaximum
signal current. So in our design, M11 by coincidence
has the same size as M[2–6]1.An 8.25-MHz 7th-order Bessel Filter 73
Fig. 7. Bias circuit.
In the composite transistors, the W/L ratio of the
maintransistorisaboutsixtimessmallerthanthe W/L
ratioofthecascodetransistor.Aswasshownin[2],sim-
ple cascodes are fastest when the Vdsat of the cascode
transistor is about 40% of the Vdsat of the main tran-
sistor. The factor of six results when the W/L ratios
necessary to achieve the 40% are calculated from Vdsat
and Id.
The actual transistor dimensions were found itera-
tively.First,weknewfromexperiencethatthebiascur-
rentwouldhavetobearound160µAtoachieveamax-
imum pole frequency around 16MHz. The maximum
signal current to be supported by the current ampli-
ﬁer was designed to be 60 µA, approximately the cur-
rent at which the MOSFET resistors would saturate.
This determined the sizes of all current source and cur-
rent mirror transistors. The input transistors M[1–2]2
were sized such that they provide an X input resis-
tance around 500 , and then it was made sure that
the cascode transistor in M11 would indeed remain
in saturation by giving it a bias voltage 0.1V below
analogue ground, which determined the size of M81.
This process was iterated several times until the simu-
lated performance of the highest-Q biquad in the ﬁlter
was satisfactory. The resulting transistor dimensions
are given in Table 1.
Table 1. Transistor dimensions in the ampliﬁer. The“×2”indicates
common-centroid layout.
Main Transistors Cascode Transistors
M[1–6]1 45 × 1.8 µm9 5 × 0.6 µm
M81 14 × 0.6 µm —
M91 45 × 1.8 µm9 5 × 0.6 µm
M[1–2]2 120 × 0.6 µm × 2 —
M13 87 × 1.8 µm 140 × 0.6 µm
M[2–8]3 70 × 1.8 µm 140 × 0.6 µm
M93 87 × 1.8 µm 140 × 0.6 µm
5. Self-Oscillating Charge Pump
It was shown in [25] that the signal swing of a
MOSFET–Cﬁltercanbeincreasedconsiderably2 ifthe
gate control voltage is lifted above the positive supply
using a charge pump.
The charge pump shown in Fig. 8, whose element
sizesaregiveninTable2,combinesfeaturesofacharge
pump proposed in [6] with those of a ﬁve-inverter ring
oscillator.Itactuallycomprisestwochargepumps.The
main pump, consisting of M1, M4, M5, M6, C1, and
C4, ﬁlls the reservoir capacitor C0 with charge, where
M5 and M6 alternatively conduct the charging current.
A second pump driven by the same inverters, consist-
ing of M2, M3, C2, and C3, sets the gate voltage of M5
and M6 to 2Vin while they charge C0. Thus the out-
put voltage becomes VC ≤ 2Vin − VT5, where M5’s
thresholdvoltageVT5 iscomparativelylargebecauseof
the bulk effect (we are using an n-well process). In our
example, VC = 4.6V for Vin = 3V. The charge pump
operates properly for Vin = 1.3...3.3V, resulting in
VC = 1.5...5.0V .
The voltage ripple of this charge pump is smaller
than that of a conventional charge pump by a factor
Fig. 8. Self-oscillating charge pump.
Table 2. Transistor and element dimensions in the charge pump.
All nMOSTs 10 × 0.6µm
All pMOSTs 33 × 0.6µm
Rd 4.8k 
Cd, C2, C3 0.5pF
C1, C4 1pF
C0 20.5pF74 Schmid
of gm5/gds5 ≈ 30...100. As mentioned in [6], the
voltage ripple becomes
Vripple =
1
2
·
Iout
C0 fclk
·
gds5
gm5
, (5)
where Iout istheDCcurrentﬂowingoutofthereservoir
capacitance C0 and fclk is the pump’s clock frequency.
This means that if Vripple, Iout and fclk are the same,
the two-stage charge pump needs a reservoir capaci-
tor which is 30...100 times smaller than the one in a
conventional charge pump.
The oscillator should have an oscillation frequency
that is far above the edge frequency of the ﬁlter. Be-
cause the inverters need to deliver only small currents,
they can be built with small transistors. Using only
inverters would result in an oscillation frequency of al-
most1GHz,thustwopassiveone-polelow-passﬁlters,
each consisting of one poly-silicon resistor and one
poly-poly capacitor, were used to slow the oscillator
down to simulated 90MHz. This has the additional ad-
vantage that it reduces the temperature dependence of
fclk. The measured oscillation frequency was between
62MHzand71MHzforacharge-pumpsupplyvoltage
going from 2.7V to 3.3V, which is within the range
given by the tolerances of poly-silicon resistors and
double-poly capacitors on the IC process we used.
6. 7th-Order Bessel Filter
Using the biquads discussed above, the 7th-order
Bessel ﬁlter shown in Fig. 9 was built. From left to
right,thefollowingbuildingblockscanbeseen:analog
pads and power supply pads, poly resistors (four verti-
cal gray lines) and the current ampliﬁer of the on-chip
Fig. 9. Chipphotosofthe7th-orderﬁlterandthechargepump(both
photos have the same scale).
V–I converter used for making the measurements (see
Section 7 for details), a passive ﬁrst-order low-pass ﬁl-
terwithanormalised fp = 1.687thatconsistsofacur-
rent ampliﬁer and a ﬁrst-order MOSFET–C low-pass
ﬁlter, and three MOSFET–C SABs with ( fp,qp) =
(2.053,1.13), (1.719,0.53), and (1.825,0.66), in this
order.Thisﬁltercould,e.g.,beusedasapulseequaliser
i na1 ×DVD read channel [12].
In order to maximise the SNR of a biquad cascade,
thegainsoftheindividualbiquadsshouldbesettounity
tomakethesignallevelsinallbiquadsequal.Thiswill,
however, increase the variance of the pole Q consider-
ablycomparedtothepole-Qvarianceoftheminimum-
variancedesign.Inourdesign,wedecidedtouseagain
of two in all biquads, but measurements and simula-
tions showed that it would have been sufﬁcient to give
the highest-qp biquad a gain of two and the remaining
stages a gain of one, which would have increased the
maximumcurrentbeforeclippingoccurs,andtherefore
the SNR of the ﬁlter, by a factor of three, or by 9.5dB.
Thepassivecomponentvaluesusedtobuildthe7th-
order ﬁlter are shown in Table 3. Note that the signal
capacitorsarelargecomparedtotheoutputcapacitance
of the current ampliﬁer, which is around 0.6pF. It will
be shown in Section 10 that the linearity of the ﬁlter
is scarcely affected if no explicit signal capacitors are
used,suchthatC[1–2]4consistofparasiticcapacitance
only [25]. This would make it possible to increase the
edge frequency of the 7th-order ﬁlter without using
more power, but it would reduce the SNR by 4dB be-
causethenoisebandwidthwouldincrease,anditwould
increase the variance of all qp because the latter de-
pends on the matching of C[1–2]4 and C[1–2]2, which
would become worse.
Table 3. Element values in the four sections of the 7th-order ﬁlter.
Element
( fp,qp) Dimensions Capacitance
(1.687,−) C[1–2]4 68.9 × 28 µm 1.68pF
R[1–2]3 12 × 8 µm
(2.053,1.13) C[1–2]2 60 × 26.75 µm 1.40pF
C[1–2]4 72.2 × 16.6 µm 1.05pF
R[1–2][1,3] 12 × 6 µm
(1.719,0.53) C[1–2]2 55.5 × 19.1 µm 0.93pF
C[1–2]4 72.2 × 22.2 µm 1.40pF
R[1–2][1,3] 12 × 10.5 µm
(1.825,0.66) C[1–2]2 56.5 × 21.25 µm 1.05pF
C[1–2]4 72.2 × 19.5 µm 1.23pF
R[1–2][1,3] 12 × 9.5 µmAn 8.25-MHz 7th-order Bessel Filter 75
7. Measurement Setup
Whenvoltage-modeﬁltersaremeasured,onenormally
uses output drivers to drive the chip pads, but the input
of the ﬁlter can often be connected directly to the pads.
For current-mode ﬁlters, it is the output that can be
connected directly to the pads and the input that needs
a driver.
For all measurements, the ﬁlters were driven by the
single-ended–to–balanced voltage converter shown in
Fig. 10. It has a 50-  input to which the generator
of the network analyser can be connected, and it pro-
vides precisely balanced output voltages. It bases on
the current-feedback (CFB) opamp AD8002, which is
wellcapableofdrivinghighloads,soallcircuitsonthe
chip could be connected to the same two input pads.
Actually, the circuit in Fig. 10 is an adaption of a dif-
ferential line driver proposed in the data sheet of the
AD8002. The conversion gain is one, and because the
network analyser expects a resistance of 50 , there is
only the 6-dB loss of the power splitter at the analyser
output to be taken into account.
The common mode of the input voltages is so con-
stant that on chip, both balanced voltages can simply
be converted to balanced currents by a poly-silicon re-
sistor connecting the pad to the input of a single-ended
current ampliﬁer (i.e., only transistors M11–M33 of
Fig. 6). The bandwidth of this setup is not much higher
than the bandwidth of the ﬁlter to be measured, but the
Vi
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Fig. 10. Single-ended–to–balanced voltage converter using AD
8002 CFB opamps.
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Fig. 11. Balanced-current–to–single-ended-voltage converter using
AD8002 and AD8011 CFB opamps.
chip from which the measurements in this papers were
made contained one path with nothing else but the on-
chip V–I converter, such that its transfer function could
be calibrated out of the measurements.
The current output of every test circuit was con-
vertedtoasinglevoltagebythecircuitshowninFig.11.
It consists of two independent I–V converters based
on the AD8011 (another CFB opamp). The converters
have an Rm = 750 . The following stage is a differ-
ence ampliﬁer based on the AD8002 with a voltage
gain of 5. Together with the differencing, the overall
Rm from a single current output to the converter output
is 7500 . The reason why two different CFB opamps
were used is that the AD8011 is basically slower; be-
cause of the stability problems that often occur with
these high-speed ampliﬁers, we decided not to use am-
pliﬁers that are faster than necessary.
All transfer functions and characteristics were mea-
sured with the 500-MHz network analyser HP8751A;
the noise and clock feed-through were measured with
the 150-MHz spectrum analyser HP3588A. For the
harmonic-distortionmeasurements,a2-Vpp signalwas
generated with a Tektronix AFG2020 function gen-
erator and then attenuated by a programmable RF at-
tenuator, the Marconi MA2186, in order to produce a
harmonically clean signal for the measurements.
8. Measurement Results
The 7th-order Bessel ﬁlter was integrated in the
0.6-µm double-poly triple-metal CMOS process by
Austria Mikro Systeme, of which some parameters are
shown in Table 4. Fifteen chips were produced, and76 Schmid
Table4. Processparametersofthe0.6-µmCMOSprocessbyAMS.
nMOS nMOS
VT0 0.85 −0.85 (V)
µ · Cox 120 40 (µA/V2)
γ 0.8 0.5 (
√
V)
φ0 0.94 0.91 (V)
all worked ﬁne. The inter-chip matching measured for
a single biquad with fp = 24MHz and qp = 3w a s
sufﬁciently good, the standard deviations of fp and qp
were1.5%and3%,respectively.On-chipmatchingcan
be expected to be even better, but was not measured.
The measured performance of the 7th-order Bessel
ﬁlter is summarised in Table 5. The values for power
consumption and chip area include the charge pump,
the chip area also includes the wiring around the ﬁlter
block and a margin of a few µm in every direction.
The input signal level at which 1% THD is reached
was determined for every setting of VC by ﬁrst
determining the edge frequency of the ﬁlter for that
particular VC and then using an input signal of one
ﬁfth of that frequency such that the ﬁrst ﬁve harmonics
lie in the passband.
Theclockfeed-throughtotheﬁlteroutputswasmea-
suredaswell(actually,thiswashowwedeterminedthe
oscillation frequency of the charge pump), but it was
scarcely visible over the noise ﬂoor (see curve (c) in
Fig.15)andchangestheSNRoftheﬁlterbymuchless
than 1dB.
CMRR and PSRR were simulated and measured as
well and are exceptionally good because of the per-
fectly balanced structures and the good matching of
the signal paths, but we decided to not publish the val-
ues because they are really irrelevant. There is another
effect in MOSFET–C ﬁlters that is much stronger than
the linear transfer of a power ripple or common-mode
signal: any common-mode signal at the source/drain
of a MOSFET resistor will be modulated by the signal.
Table 5. Measured performance of the 7th-order ﬁlter.
Charge pump supply 2.7...3.3V
VC 4.4...5.0 V
Edge frequency 4.5...10 MHz
SNR for 1% THD 48...50 dB
Supply voltage 3.3 V
Power consumption 53 mW
Chip area 0.28 mm2
Fig. 12. Measurement of the intermodulation of signals with differ-
entfrequencieswiththepowerripplecausedbythechargepump(the
spectrum units are chosen arbitrarily such that all peaks are visible).
To illustrate, Fig. 12 shows measurements of strong
sine signals in the presence of a charge pump with a
clock frequency slightly above 70MHz. Clearly, the
clock-feedthrough component dominates, but the mix-
ing products of the signals with common-mode sig-
nals and power supply ripples caused by the charge
pump clock can also clearly be seen. Thus the CMRR
and PSRR will be non-linear and they will also de-
pend on the nature of the differential-mode signals, the
common-mode signals, and the power supply ripple
signals.Thereis,toourknowledge,nostandardwayto
quantify such non-linear CMRR and PSRR, all we can
say is that our measurements showed that these effects
were weaker than the linear clock feedthrough. There-
fore, while we cannot say how small the CMRR and
PSRR are, we still know that they are small enough.
9. Comparison with Other Filters
A ﬁgure of merit that is often used to compare ﬁl-
ters is the power per pole and frequency as a func-
tion of the SNR at 1% THD. Fig. 13 shows this ﬁgure
of merit for several ﬁlters published recently; Table 6
gives the references to where each ﬁlter can be found.
The black circles denote nine CMOS ﬁlters working
in the frequency range 5–50MHz, three of them are
MOSFET–C ﬁlters built by us, the other six are Gm–C
ﬁlters. The gray circles are different ﬁlters. Note that
Filters 15 and 25 are switched-capacitor ﬁlters, andAn 8.25-MHz 7th-order Bessel Filter 77
Fig. 13. Figure of Merit for different ﬁlters in the literature.
Table 6. References to the ﬁlters in Fig. 13.
1 MOSFET–C 8 [8] 15 [32] 22 [9]
2 [5] 9 MOSFET–C 16 [20] 23 [10]
3 MOSFET–C 10 [22] 17 [19] 24 [35]
4 [34] 11 [7] 18 [11] 25 [9]
5 [3] 12 [1] 19 [21] 26 [4]
6 [13] 13 [33] 20 [31]
7 [15] 14 [23] 21 [18]
Filter 22 is a switched-current ﬁlter. There are two en-
tries for each of the switched ﬁlters, the gray num-
ber without a circle denotes the ﬁgure of merit for the
pole frequency, and the gray circle stands for the sam-
pling frequency. We included the three switched ﬁlters
only to illustrate the well-known fact that switching
costs power, and that the power per pole and sam-
pling frequency of switched ﬁlters is comparable to
the power per pole and frequency of continuous-time
ﬁlters.
Several things can be seen in Fig. 13, e.g., that two
ﬁlters, 19 and 24, lie far below the rest, but they use
special technologies and techniques that have disad-
vantages which are not covered by the ﬁgure of merit:
Filter 19 is a BiCMOS log-domain ﬁlter, and Filter 24
uses positive feedback. Both ﬁlters operate around
0.5MHz.78 Schmid
We will now concentrate on discussing our ﬁlters
and the ﬁlters that are comparable to them (i.e., the
black circles). Filter 1 is a MOSFET–C ﬁlter without
charge pump (discussed in [25]), it cannot reach high
SNRs.Itwould,however,besuitableforbuildingpulse
equalisers similar to Filter 2. The comparison is not
really fair, because Filter 2 is a 7th-order ﬁlter where
all cascading problems have been solved. We believe,
however, that if an experienced analogue-IC designer
used MOSFET–C biquads to build a pulse equaliser,
its performance would be similar to the performance
of Filter 2.
This raises the question of biquad cascading.
Filter 3 is the ﬁlter presented in this paper. It has a
comparatively low dynamic range since every biquad
has a low-frequency gain of two and only the last bi-
quad can use its full signal swing. If a gain of one was
used, the maximum current through the ﬁlter would
increase by a factor of about 5, the power consump-
tion would decrease slightly, and Filter 3 would end
up somewhere between Filter 6 and Filter 9. However,
usingunitygainwouldalsoincreasethevarianceofthe
qp of the biquadratic stages. As a compromise, giving
the highest-qp biquad a gain of two and the remaining
biquadsagainofoneresultsinsufﬁcientlystablepoles,
gives 9.5dB more SNR as discussed above, and places
Filter 3 into the group of Filters 4, 5, and 6. Compared
tothesethreeﬁlters,themaindisadvantageofourﬁlter
is that it requires a charge pump, the main advantage
is its size: it only uses 0.04mm2 per pole (including
the charge pump), whereas, e.g., Filter 4 (an LC ladder
simulation) uses 0.25mm2 per pole, and Filter 7 uses
0.12mm2 per pole, but uses less power per pole and
frequency.
Filter 9 [28] is the best single biquad we could build
with the MOSFET–C SAB technique. It has a pole Q
of three. With its high SNR, its low power per pole
and frequency, its tuning range of 26–36MHz, and
its chip area use of only 0.055mm2 per pole (includ-
ing the charge pump), it is among the best available
continuous-time biquadratic ﬁlter sections, at least ac-
cordingtotheﬁgureofmeritdiscussedhere.Itis,how-
ever,anopen(andcomplex)questionhowsuchbiquads
can be cascaded in an optimum way, and which perfor-
mance can be achieved with a higher-order ﬁlter. The
educatedguessmadeinthepreviousparagraphletsone
expect that it is possible to build a 7th-order Bessel ﬁl-
ter with a power per pole and frequency of 400pJ, an
SNR at 1% THD of 60...65dB, and a chip area of
0.04mm2 per pole.
It is open to debate whether a comparison by a sim-
ple ﬁgure of merit is meaningful at all. If it is, we have
shownthatourﬁlterscanachieveaperformancesimilar
to the performance of typical Gm–C video-frequency
ﬁlterswhileusingfarlesschiparea.Wethink,however,
thataﬁgurelikeFig.13shouldmainlybeusedasamap
showing with which other ﬁlters one should compare
ones own ﬁlters in more detail. Much more important
than a comparison with other ﬁlters is a discussion of
trade-offs.
10. Discussion
Several trade-offs that are important during the design
of our ﬁlters were already discussed above. This ﬁnal
section covers a few important trade-offs from a wider
perspective; the aim is to give the reader an impression
of what can be done with MOSFET–C SABs.
Ampliﬁer input resistance and output capacitance. As
described above, the maximum achievable pole fre-
quency of an SAB is determined by the required stop-
bandattenuationandbytheinputresistanceandoutput
capacitance of the ampliﬁer. Since the output capaci-
tance cannot be decreased much without reducing the
voltage swing (and with it the signal swing), the only
viable alternative is to reduce the input resistance. One
way to do this is to simply increase the supply current
of the current ampliﬁer input stage. However, since
this current is mirrored to all other stages, this makes it
necessary to enlarge the current mirrors, which again
increases the output capacitance and limits the use of
this method.
Another idea is to reduce the input resistance by
using local feedback with a very high unity-gain
bandwidth. Then the local feedback ampliﬁer would
consume the major part of the total power, which is
possiblytheonlywaytoconsiderablyincreasethemax-
imum possible pole frequency by trading power off for
speed.
Signal swing, THD, and SNR. It was explained above
how the signal swing in charge-pumped MOSFET–C
SABsshouldbesetinordertomaximisetheSNRofthe
ﬁlter at a certain level of THD. However, there is little
correlation between the level of THD and the SNR in
a certain ﬁlter. Because the THD is mostly caused by
clipping, it increases quickly when a certain input cur-
rent is exceeded. Therefore the SNR for −40dB THD
normally is only 2dB larger than for −60dB THD.An 8.25-MHz 7th-order Bessel Filter 79
Fig.14. SimulatedTHDofaconventionalMOSFET–CSAB(solid),
ofaMOSFET-onlySAB(dashed),andthelattercurvewith Iin scaled
by 1.5 (dotted).
Double-polyorsingle-polyprocess. Onemayalsouse
gate-oxidecapacitorsinsteadofpoly-polycapacitorsto
implement the signal capacitances. The resulting ﬁlter
is then compatible with standard digital CMOS pro-
cesses. Fig. 14 shows the THD simulated at fp/2o fa
conventional MOSFET–C SAB(solid), of a MOSFET-
onlySAB(dashed)wherethepoly-polycapacitorshave
simply been replaced by gate-oxide capacitors, and the
latter curve with Iin scaled by 1.5 (dotted).
This shows that the replacement reduces the max-
imum possible input current to 65%, which amounts
to a loss of only 4dB of SNR. Note that this number
depends both on the operating point voltage and on the
process parameters. The capacitor block becomes only
slightly larger (by about 25%). This is also not so in
general,infact,thegate-oxidecapacitancecanbemuch
larger than the poly-poly capacitance in modern deep
sub-micronprocesses,suchthatthecapacitorblockac-
tuallybecomessmallerwhengatecapacitorsinsteadof
poly-poly capacitors are used. Nevertheless, it can rea-
sonably be expected that MOSFET-only SABs gener-
ally will not have a much lower SNR than MOSFET–C
SABs.
Charge pump or no charge pump? The advantages
of driving the MOSFET resistor gates with a charge
pump are so great that it should be done if possi-
ble. Also, the clock feed-through to the output of
our ﬁlters is small enough for most applications, if
the layout is made correctly. In one of the test bi-
Fig. 15. Clock feed-through at the output pins of a biquad with in-
correct signal line layout (a), the same with the biquad switched off
such that only the passive clock feed-through caused by improper
layout is visible (b), and in the 7th-order ﬁlter described in this paper
(c). The signal frequency in (a) and (c) is the same (2MHz), but
not the magnitude. Note that the three spectra are shifted by 5MHz
in frequency such that all peaks remain visible. The different noise
ﬂoors come from different input attenuator settings of the spectrum
analyser.
quads, we made the mistake of laying the ﬁlter out-
put lines over the guard ring of the charge pump and
then in parallel to the supply line of the charge pump.
The result was unacceptably large clock feedthrough,
as demonstrated by the measurements presented in
Fig. 15.
There are two things that could prevent the use of a
charge pump.
First, although our ﬁlters reject the substrate noise
generated by the charge pump quite well, it must be
made sure that the same is also true for all other signal-
processing circuits on the chip. This may be a problem
on purely analogue ICs, but is not really an issue on
mixed-signal ICs, because there the substrate noise of
the digital part dominates anyway.
Second, the charge pump described above is con-
structed such that although its output voltage can reach
5V,noterminalvoltagedifferenceonanyelementswill
exceed 3.3V. Theoretically, no break-down will occur
even if the process used does not support 5V (the pro-
cess we used is actually a 5-V process). The same is
truefortheMOSFET–CSABs.However,over-peaking
during the transients (start-up) might change this, and
it must be made sure by careful simulations that the
charge pump is compatible with the process at hand.80 Schmid
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Notes
1. The gain αV has to be low, as will become apparent later in the
paper, and therefore its variance also depends on matching. In a
voltage ampliﬁer, it often depends on the ratio of two resistors,
and in a current ampliﬁer, it depends on the matching of current
mirror transistors.
2. The word considerably is not quantiﬁed here because building a
3.3–VMOSFET–Cﬁlterintheprocessweusedwasbarelypossi-
ble at all without a charge pump. C.f. the discussion in Section 9.
References
1. Brown, J. E. C., Hurst, P. J., Rothenberg, B. C. and Lewis, S. H.,
“ACMOSadaptivecontinuous-timeforwardequalizer,LPF,and
RAM-DFEformagneticrecording.”IEEEJournalofSolid-State
Circuits 34(2), pp. 162–169, 1999.
2. Burger, T. and Huang, Q., “A 100 dB, 480 MHz OTA in
0.7 µm CMOS for sampled-data applications,” in Proceedings
of the IEEE Custom Integrated Circuit Conference, San Diego,
California, 1996, pp. 101–104.
3. Celma, S., Sabadell, J., Aldea, C. and Mart´ ınez, P. A., “Video-
frequency current-voltage mode integrator.” Electronics Letters
35(10), pp. 773–775, 1999.
4. Chang, Z. Y., Haspeslagh, D. and Verfaillie, J., “A highly linear
CMOS Gm-C bandpass ﬁlter with on-chip frequency tuning.”
IEEE Journal of Solid-State Circuits 32(3), pp. 388–397, 1997.
5. Dehaene, W., Steyaert, M. S. J. and Sansen, W., “A 50-MHz
standard CMOS pulse equalizer for hard disk read channels.”
IEEE Journal of Solid-State Circuits 32(7), pp. 977–988, 1997.
6. Duisters, T. A. F. and Dijkmans, E. C., “A −90-dB THD rail-to-
rail input opamp using a new local charge pump in CMOS.”
IEEE Journal of Solid-State Circuits 33(7), pp. 947–955,
1998.
7. Gopinathan, V., Tarsia, M. and Choi, D., “Design considera-
tions and implementation of a programmable high-frequency
continuous-timeﬁlterandvariable-gainampliﬁerinsubmicrom-
eter CMOS.” IEEE Journal of Solid-State Circuits 34(12),
pp. 1698–1707, 1999.
8. Gopinathan, V., Tsividis, Y., Tan, K.-S. and Hester, R., “A5V
7th-order elliptic analog ﬁlter for digital video applications,”
in Proceedings of the IEEE International Solid-State Circuits
Conference, San Francisco, 1990, pp. 208–209.
9. Helfenstein, M., “Analysis and design of switched-current net-
works.” Ph.D. Thesis, Swiss Federal Institute of Technology
(ETH), Z¨ urich, Switzerland. (Diss. ETH No. 12257), 1997.
10. Huang, Q., “A MOSFET-only continuous-time bandpass ﬁlter.”
IEEE Journal of Solid-State Circuits 32(2), pp. 147–158, 1997.
11. Hung, C.-C., Halonen, K. A. I., Ismail, M., Porra, V. and
Hyogo,A.,“Alow-voltage,low-powerCMOSﬁfth-orderelliptic
GM-C ﬁlter for baseband mobile, wireless communication.”
IEEE Transactions on Circuits and Systems for Video Technol-
ogy 7(4), pp. 584–593, 1997.
12. Kim, C.-S., Cho, G.-O., Kim, Y.-H. and Song, B.-S., “A CMOS
4× speed DVD read channel IC.” IEEE Journal of Solid-State
Circuits 33(8), pp. 1168–1178, 1998.
13. Kosunen, M., Koli, K. and Halonen, K., “A 50 MHz 5th order
elliptic LP-ﬁlter using current mode gm-C topology,” in Pro-
ceedings of the IEEE International Symposium on Circuits and
Systems. Monterey, California, 1, pp. 512–515, 1998.
14. Lidgey, J., Toumazou, C., Payne, A., Wadsworth, D. C.,
Pookaiyaudom, S. and Bruun, E., “Tutorial 10: Current-mode
analog signal processing; Part 2: Current Conveyors,” in Pro-
ceedings of the IEEE International Symposium on Circuits and
Systems, London, 1994, pp. 569–641.
15. Mehr, I. and Welland, D. R., “A CMOS continuous-time
Gm–CﬁlterforPRMLreadchannelapplicationsat150Mb/sand
beyond.” IEEE Journal of Solid-State Circuits 32(4), pp. 499–
513, 1997.
16. Moschytz, G. S., “Single-ampliﬁer active ﬁlters: A review.”
Scientia Electrica 26(1), pp. 1–46, 1980.
17. Moschytz, G. S. and Carlosena, A., “A classiﬁcation of current-
mode single-ampliﬁer biquads based on a voltage-to-current
transformation.” IEEE Transactions on Circuits and Systems–
II: Analog and Digital Signal Processing 41(2), pp. 151–156,
1994.
18. Nagari,A.andNicollini,G.,“A3V10MHzpseudo-differential
SC bandpass ﬁlter using gain enhancement replica ampliﬁer.”
IEEE Journal of Solid-State Circuits 33(4), pp. 626–630, 1998.
19. Pavan,S.,Tsividis,Y.P.andNagaraj,K.,“Widelyprogrammable
high-frequencycontinuous-timeﬁltersindigitalCMOStechnol-
ogy.” IEEE Journal of Solid-State Circuits 35(4), pp. 503–511,
2000.
20. Punzenberger,M.andEnz,C.C.,“A1.2-Vlow-powerBiCMOS
classABlog-domainﬁlter.”IEEEJournalofSolid-StateCircuits
32(12), pp. 1968–1978, 1997.
21. Punzenberger, M. and Enz, C. C., “A compact low-power
BiCMOS log-domain ﬁlter.” IEEE Journal of Solid-State
Circuits 33(7), pp. 1123–1129, 1998.
22. Rao, N., Balan, V. and Contreras, R., “A 3-V, 10–100-MHz
continuous-time seventh-order 0.05◦ equiripple linear phase
ﬁlter.” IEEE Journal of Solid-State Circuits 34(11), pp. 1676–
1682, 1999.
23. Rezzi, F., Bietti, I., Cazzaniga, M. and Castello, R., “A 70-mW
seventh-order ﬁlter with 7–50 MHz cutoff frequency and pro-
grammable boost and group delay equalization.” IEEE Journal
of Solid-State Circuits 32(12), pp. 1987–1999, 1997.An 8.25-MHz 7th-order Bessel Filter 81
24. Schmid,H.,“Approximatingtheuniversalactiveelement.”IEEE
Transactions on Circuits and Systems–II: Analog and Digital
Signal Processing 47(11), pp. 1160–1169, 2000a.
25. Schmid, H., “Single-ampliﬁer biquadratic MOSFET–C ﬁlters
for video frequencies.” Ph.D. Thesis, Swiss Federal Institute of
Technology, Z¨ urich. (ETH Thesis No 13878; copies can be
obtained from h.p.schmid@ieee.org), 2000b.
26. Schmid, H. and Moschytz, G. S., “Fundamental frequency limi-
tations in current-mode Sallen-key ﬁlters,” in Proceedings of
the IEEE International Symposium on Circuits and Systems
Monterey, California, vol. 1, 1998, pp. 57–60.
27. Schmid, H. and Moschytz, G. S., “Minimum-sensitivity single-
ampliﬁer biquadratic ﬁlters,” in Proceedings of the European
Conference on Circuit Theory and Design, Stresa, Italy, vol. 2,
1999a, pp. 1027–1030.
28. Schmid, H. and Moschytz, G. S., “A tunable, video-frequency,
low-power,single-ampliﬁerbiquadraticﬁlterinCMOS,” inPro-
ceedings of the IEEE International Symposium on Circuits and
Systems Orlando, Florida, vol. 2, 1999b, pp. 128–131.
29. Schmid, H. and Moschytz, G. S., “Active-MOSFET-C single-
ampliﬁer biquadratic ﬁlters for video frequencies.” IEE
Proceedings—Circuits, Devices and Systems 147(1), pp. 35–41,
2000a.
30. Schmid, H. and Moschytz, G. S., “A charge-pump-controlled
MOSFET–C single-ampliﬁer biquad,” in Proceedings of
the IEEE International Symposium on Circuits and Systems,
Geneva, Switzerland, vol. 2, 2000b, pp. 677–680.
31. Serdijn, W. A., Broest, M., Mulder, J., van der Woerd, A. C.
and van Roermund, A. H. M., “A low-voltage ultra-low-power
translinearintegratorforaudioﬁlterapplications.” IEEEJournal
of Solid-State Circuits 32(4), pp. 577–581, 1997.
32. Tawﬁk, M. S. and Senn, P., “A 3.6-MHz cutoff frequency
CMOS elliptic low-pass switched-capacitor ladder ﬁlter for
video communication.” IEEE Journal of Solid-State Circuits
22(3), pp. 378–384, 1987.
33. Wu, C.-Y. and Hsu, H.-S., “The design of CMOS continuous-
time VHF current and voltage-mode lowpass ﬁlters with
Q-enhancement circuits.” IEEE Journal of Solid-State Circuits
31(5), pp. 614–624, 1996.
34. Yoo, C., Lee, S.-W. and Kim, W., “A ±1.5-V, 4-MHz
CMOScontinuous-timeﬁlterwithasingle-integratorbasedtun-
ing.” IEEE Journal of Solid-State Circuits 33(1), pp. 18–27,
1998.
35. Zele, R. H. and Allstot, D. J., “Low-power CMOS continuous-
timeﬁlters.”IEEEJournalofSolid-StateCircuits31(2),pp.157–
168, 1996.
Hanspeter Schmid received the diploma in elec-
trical engineering in 1994, the post-graduate degree
in information technologies in 1999, and the degree
Doctor of Technical Sciences in 2000 from the Swiss
FederalInstituteofTechnology(ETHZ¨ urich),Switzer-
land. He is now an analog IC designer with Bernafon
AG,Switzerland,wherehedevelopsanalogelectronics
forhearingaids.HeisalectureratETHZ¨ urich(Analog
Signal Processing and Filtering), a member (currently
the Secretary) of the Analog Signal Processing Com-
mitteeoftheIEEECircuitsandSystemsSociety,andhe
serves several journals and conferences as a reviewer.